ABSTRACT An ultralow power 0.6 V neural amplifier with on-chip analog spike detection is presented. A capacitively-coupled instrumentation amplifier (CCIA) with the current-reused and self-biased scheme is proposed to reduce the overall power consumption and to enhance the noise efficiency. The transistors in the amplifier are operated in the subthreshold region to enhance noise performance. The analog-domain spike detection based on a low power peak detector can reduce the overall power consumption. The circuit is fabricated using the standard 0.18 µm CMOS process. The passband of the circuit is from 6.4 Hz to 4.46 kHz. Input-referred noise is 10.68 µVrms. The supply voltage is 0.6 V, and the power consumption of the singlestage CCIA is 50.6 nW. The CCIA achieves a good noise efficiency factor and power efficiency factor of 1.79 and 1.93, respectively. The overall power consumption including two CCIAs, the programmable gain amplifier, and the analog spike detector is 269.8 nW. Input spikes with an amplitude of 50 µV at 100-Hz intervals are accurately detected.
I. INTRODUCTION
Neural signal acquisition systems have been used in wide neuroscience applications for diagnosis and treatment of various diseases from the implantable neural prosthetic electronics to portable cell-based sensing platforms in combination with multi-electrodes array and stimulation electronics [1] , [2] . The general goal of the neural signal acquisition systems is to acquire neural activity information expressing communications among the cells or responses to their environment.
In an application of neuroprosthetic device, ultralow power consumption is mandatory due to two reasons. First of all, heat generation by circuit operation should be minimized to prevent the thermal influence to physiological activity of surrounding tissues. Secondly, a battery volume dominating an implantable device can be reduced with low power consumption.
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The action potential produced by neurons has a spike shape with short duration and its firing rate has useful communication information. For example, to record the full waveform of the neural signals, an amplifier with higher recording bandwidth than the typical neural frequency bandwidth of several kHz is required. However, as the signals of interest are sparse, the full waveform data of the neural signals containing the neural activity can be compressed to the spike form. Fig. 1 illustrates the overall block diagram of the neuroprosthetic system and the neural amplifier integrated circuit (IC). Our typical operation scenario is as follows. In the normal state, the implanted system monitors the spike pulse train with minimum power consumption. Assuming an implantable battery, for example, Quallion QL0020B of EnerSys, with 20 mAh battery capacity, 19.3 mm by 4.5 mm dimension and 1.2 gram weight, a spike monitoring circuit with 1 µA supply current can operate for 20k hours. The spike monitor provides the spike pulse count to the digital signal processor with low output data rate of 0.1∼1 Hz. The wireless data and power link circuits are operated intermittently for saving power consumption. When the abnormal spike pulses are detected, the digital signal processor activates the stimulator circuit to perform the functional electrical stimulation. In this paper, our main design goal is monitoring the neural activity of the nerves in the digital spike form with ultralow power consumption.
The spike extraction with the digital pulse train information can be a good low power solution. The neural spike data only with stamping the spike events time, removing the rest information of the full waveform, can reduce the data rate to 1/200 smaller than the full waveform recording [2] . The extraction of spike signals with sparse and abruptly increased high frequency components can provide important pathological information [3] . Accordingly, recently reported neural signal processing circuits focus both on a low power and low noise analog neural amplifier, and on spike feature extraction and post-processing for data compression [4] - [11] .
The spike feature extractions are generally performed in the analog domain or digital domain after analog-to-digital conversion. The extracted spike waveforms are defined with various parameters: for example, the temporal position of spikes [4] , [5] , complete spike waveform [6] , amplitude, the time widths and peak positions of spikes [8] , [9] , and piecewise linear approximated waveform [10] , [11] . It has been reported that spike detection circuits use the detection threshold, adaptive threshold [12] - [15] , nonlinear energy operator [16] , frequency-enhanced NEO [17] , and energy-ofderivative [18] both in the analog and digital domains.
Even though spike analysis in the digital domain can provide advanced spike sorting and feature extraction results, it requires high sampling rate for analog-to-digital converters and high power consumption for digital processing. An analog spike detector can reduce power consumption using low power analog building blocks based on the relevant analog spike detection algorithms such as adaptive threshold or NEO [2] , [19] .
Instrumentation amplifiers (IAs) are also the key building blocks of biopotential amplifiers. For the biopotential applications, the AC coupled bandpass transfer function, low input-referred noise, high input impedance and low power characteristics are major requirements. Among the various IA topologies, the capacitively-coupled IA (CCIA) topology is widely used because the input capacitors of the CCIA provides inherent AC coupling characteristics, and the feedback topology of the CCIA provides the accurate gain characteristics. The fully differential CCIA with a current-reused scheme can achieve for its low noise and power efficiency characteristics [20] - [24] .
To reduce the additional power consumption for biasing circuit, the self-biased circuit [24] and the floating-gate biasing circuit [21] were reported. In the self-biased amplifier reported in [24] , the output common mode range is limited because the large swing differential outputs are directly connected to the sourcing and sinking current sources. The floating-gate circuit can be used for generation of the gate bias voltage [21] . In practical implementation, however, it requires the additional high voltage generator such as charge pump to program the floating gate node.
In this paper, we propose an ultralow power neural amplifier integrated circuit (IC) with analog on-chip spike detection. The self-biased and current-reused scheme is proposed for the front-end CCIA to reduce power consumption and to enhance noise efficiency. The current-reused topology in the front-end CCIA allows for low power consumption while maintaining low input noise performance. Thus, an excellent noise efficiency factor (NEF) can be achieved.
The neural spike detection chain including the two CCIAs, the programmable gain amplifier (PGA), and the comparator (COMP) are self-biased. In low power and low noise design, the reference biasing circuit with low power and small area are required, however, there are design trade-offs such as large resistance for low power and large transistor area for low flicker noise. The self-bias scheme can remove the power and area consumption for the biasing blocks. The analog spike detection is performed by comparing the output of the bandpass PGA, which is implemented in a non-inverting configuration using the differential difference amplifier (DDA), and the output of the lossy peak detector. The peak detector and the following low-pass filter (LPF) with a pseudoresistor provide the adaptive threshold for spike detection with low power and area consumption.
The rest of this paper is organized as follows: Section II describes the ultralow power biopotential acquisition IC with analog spike feature extraction design including the operating principle and circuit details. Section III presents the measurement results. Section IV concludes the paper with performance comparisons. Fig. 2 shows the overall architecture of our neural spike detection channel. A neural input signal is amplified by the CCIA. The second amplification stage can be selectively bypassed when low gain is required. The capacitive feedback topology with pseudoresistors is selected to achieve low power and low noise characteristics. Because of the AC coupling characteristics of the CCIA, the second amplifier also adopts the CCIA topology to suppress the amplified DC offset from the first stage and to maintain the input common mode to the desired DC operating.
II. NEURAL SPIKE CHANNEL DESIGN
The feedback capacitor in each CCIA, C f , is 100 fF, and the input capacitor, C i , is programmable from 1 pF to 11 pF.
The DC path of the capacitive input node in the amplifier is implemented using a pseudoresistor, R pseudo . The pseudoresistors are programmable using tunable gate bias. The passband component of CCIA output is amplified and converted to a single-ended signal by the DDA-based PGA. Because the neural spike can have positive, negative, or biphasic peaks, the output polarity of the differential CCIA outputs can be swapped using four switches.
The peak voltage of the PGA output is stored in the capacitor, C PD , and the pseudoresistor gradually leaks the charges stored in C PD . A passive LPF is implemented using the pseudoresistor and capacitor, C LPF . The leaky peak detector and LPF generate the adaptive threshold, which is slightly lower than the second-stage output. Spike pulses can be detected by comparing the PGA output and low-pass filtered peak detector output. The spike counter counts the number of spikes for programmable counting duration. The internal data and control registers can be accessed via serial peripheral interface (SPI) with 1.8 V I/O voltage.
A. SELF-BIASED FULLY-DIFFERENTIAL CURRENT-REUSE AMPLIFIER
The input-referred noise and power consumption are the two most important parameters in the design of the neural amplifier. The NEF is the common figure-of-merit for comparing the overall performance tradeoffs between noise, current consumption and bandwidth, and it is calculated using (1):
where I total , V ni,rms , and BW are the current consumption, the input-referred noise, and the bandwidth of the amplifier [25] .
The current-reuse technique is suitable for achieving good noise performance with limited power consumption. Low power current-reuse neural amplifiers with high current and power efficiency have been reported [20] - [24] , [27] - [29] , [31] - [36] . In the current-reuse scheme, the input stage includes the complementary input stage of the PMOS differential input pair and the NMOS differential input pair. The bias current for the upper PMOS differential pairs is reused for the lower NMOS differential pairs, thus the overall transconductance of the current-reuse input stage, g m , can be doubled (g m = g mp + g mn ), where g mp and g mn are the transconductances of the PMOS and NMOS input stages, respectively. In the current-reuse CCIA, input-referred noise, v ni,rms , can be calculated using (2) [26] .
where C i , C f , and C par are the input capacitor, the feedback capacitor of the CCIA, and the parasitic input capacitance to the ground of the CCIA, respectively. As shown in (2), input-referred noise can be reduced to 1/ √ 2 owing to the doubled g m . The self-biased fully-differential current-reuse amplifier is shown in Fig. 3 . We employ four techniques to reduce the overall power consumption and enhance noise efficiency, i.e., the current-reuse topology, subthreshold operation, selfbias, and a low supply voltage of 0.6 V. The previously reported current-reuse amplifiers require additional biasing circuit [23] , [27] - [30] . The self-biased fully-differential topology was reported in [24] , however, the differential outputs are directly fed-back to the sourcing and sinking current sources for common mode feedback (CMFB), and this limit the differential output swing range. Based on [24] , in this design, we design a self-biased current-reuse amplifier with resistive CMFB to extend the output swing range and to reduce the power consumption in the biasing circuit. With the resistive CMFB, the midpoint voltage of the differential outputs are fed-back, thus the differential output swing can be extended than [24] .
In this amplifier, input transistors are operated in the subthreshold region with high g m /I D to obtain high noise efficiency [26] . The amplifier includes the complementary input stage of PMOS (PM 2 and PM 3 ) and NMOS (NM 2 and NM 3 ) transistors in the current-reuse topology. Thus, the bias current of the PMOS input stage is reused for the NMOS input stage. In subthreshold region, g m can be approximated as
where n is typically 1∼2, I D is the drain current, and V T is the thermal voltage. Assuming that the PMOS differential pair, PM2 and PM3, and NMOS differential pair, NM2 and NM3, have the same g m , (g m = g mp = g mn ), the input referred noise, v ni,rms , can be rewritten as
In this design, the input common mode and the output common mode have same DC operating point of near half VDD, 300 mV. The W/L ratio of sourcing current source and sinking current source, PM 1 and NM 1 , can be determined with |V GS | = 300 mV condition and input referred noise from (4). The four input transistors, PM 2 , PM 3 , NM 2 and NM 3 , are biased in the weak inversion region to enhance the current efficiency. To maintain the low bias current level and to reduce |V GS | of the four input transistors, the sourcing and sinking current source transistors, PM 1 and NM 1 , have long W/L ratios. From the low bias current condition, |VGS| of the input transistors can be determined, thus, the W/L ratios of the four input transistors can be determined. In design procedure of this amplifier, some design trade-offs are considered. As (3), when the bias current is increased, the input referred noise is decreased. In this case, the bandwidth is also increased. The increased bias current reduces drain-source voltage of the current sources, PM 1 and NM 1 , thus the input transistors may operate in the strong-inversion region not in the sub-threshold region, and the noise can be increased. To suppress the low frequency 1/f noise, large gate area for input transistors is required. If the gate area is increased, the gate parasitic capacitances is increased, thus the input referred thermal noise is increased. The frequency stability is also deteriorated when the input gate capacitances are increased. The size of the transistors are also shown in Fig. 3 . The resistive CMFB obtained using the pseudoresistors provides the gate bias point of current sources, PM 1 and NM 1 , and allows for self-biased operation. The capacitors, C c , act as capacitive CMFB and help in maintaining stable frequency. The typical bias current of the amplifier is 84.3 nA at a supply voltage of 0.6 V.
B. PROGRAMMABLE CCIA
The programmable CCIA is shown in Fig. 4 . The CCIA consists of two amplification stages, and the frequency response of the each stage is programmable. The feedback capacitors in the each stage, C f , are 100 fF. The input capacitors, C i , are 2-bit programmable from 1 pF to 11 pF by programming registers CI1<1:0> and CI2<1:0>. The on-resistance of the series-connected switch, R s , for gain programming generates the unwanted additional high frequency poles. The gain of the single stage CCIA, A, can be expressed as (3) .
Assuming that R s and C i are 10 kOhm and 10 pF, the additional pole is at 1.59 MHz, and this pole can be neglected. When sR f is very large, the gain can be approximated to Ci/Cf. Because the feedback capacitors are small (100 fF), the gain of the each stage can be affected by the process variation or parasitic components. To adjust the gain precisely, we cascade the two CCIAs with programmable gain. The overall gain can be adjusted again in the following PGA stage. The resistance of the pseudoresistor (R f1 and R f2 ) can be adjusted by its gate bias. The register RF<2:0> controls the pseudo resistors. The gate bias is generated by the bias current through a diode-connected PMOS. The bias current is controlled by 3-bit programmable NMOS sinking current sources from 1 nA to 36 nA with 5 nA step. As RF<2:0> is increased from LLL to HHH, the gate bias voltage is decreased from 450 mV to 128 mV, and the resistance of the pseudoresistor is decreased from 2249.2 G to 0.5 G . Because the pseudoresistor is very sensitive to the process and temperature variations, the Monte-Carlo simulations are performed, as shown in Fig. 5 . In this simulation, the number of simulation is 100 for each RF<2:0> register setting. The simulated statistical distribution of pesudoresistance is nearly Gaussian distribution with large variation. For example, when RF<2:0>=LLH, the average resistance and the standard deviation (1 σ ) is 286.6 G and 113.3 G , respectively. In this design, to deal with these pseudoresistance variations, the pseudoresistors are programmable in the wide range from 0.5 G to 2249.2 G .
The simulated noises of the two-stage CCIA are shown in Fig. 6 . The integrated input-referred noises are decreased from 14.3 µVrms to 10.9 µVrms as the gain of the first stage CCIA is increased. The noise integration bandwidth is from 1 Hz to 10 kHz.
C. ANALOG SPIKE DETECTOR
The circuit implementation of the analog spike detector is shown in Fig. 7(a) , and its building blocks, i.e., the self-bias DDA and self-bias comparator, are shown in Fig. 7(b) and 7(c) , respectively.
The differential outputs of the CCIA are converted to the single-ended output at the PGA stage. The PGA has the noninverting capacitive feedback configuration using the DDA, in which the amplification gain is also programmable with 3-bit variable capacitor, C 1 . The DDA has the two sourcedegenerated PMOS input stages, PM 5 , PM 6 , PM 7 , and PM 8 . The gate voltage of diode-connected NM 1 is connected to the PMOS bias current sources, PM 1 , PM 2 , PM 3 , and PM 4 ; thus the DDA can be self-biased. The self-biased comparator contains the stacked complementary input stage in the currentreuse configuration, which is described in section II.A.
The threshold voltage for spike extraction is generated using the leaky peak detector. The PGA provides the AC-coupled output, V out , with the passband gain of C 1 /C f 3 and high-pass pole of 1/(C f 3 × R f 3 ). The peak voltage of the PGA output is stored in C PD , and the stored peak voltage, V PD , is decayed by R PD . The V PD is low-pass filtered by R LPF and C LPF . The low-pass filtered voltage, V LPF , is used for comparison threshold. The resistors, R f 3 , R PD , and R LPF , are also implemented using 3-bit programmable pseudoresistor. The bandwidth of the PGA, decaying time of the leaky peak-detector, and the time constant of the FIGURE 9. Simulation results of programmable analog spike detector. When RPD<2:0>=LHL, both 100 µV and 50 µV spikes are detected. When RPD<2:0>=LHH, some of 50 µV spikes are not detected. When RPD<2:0>=HLL, only 100 µV spikes are detected.
low-pass filter are programmable. Using the programmable R PD and R LPF , the detection threshold can be adjusted. The power consumption of the analog spike detector is 269.8 nW.
The simulation results of the analog spike detector are shown in Fig. 8 . In Fig. 8(a) , the biphasic spike with 50 µV amplitude and 100 Hz firing rate are added on the 50 Hz sinusoidal baseline fluctuation with 100 µV amplitude are applied to the detection channel (in first row). The differential CCIA outputs (in second row) are converted to the singleended signal, and the peak detector generates the threshold voltage for comparison (in third row). The comparator generates the spike output by comparing these two signals (in fourth row). The biphasic spike input with 200 Hz firing rate and monophasic spike input with 100 Hz firing rate are also shown in Fig. 8(b) and Fig. 8(c) , respectively. In these cases, the input spikes with different shapes and different firing rates are properly detected. Fig. 9 . shows the simulation results of the programmable spike detector. In this simulation, 100 µV and 50 µV spike inputs with 100 Hz firing rate are used. As the resistance of R PD is decreased, the current through R PD is increased, and the decaying time constant of V PD is decreased. Due to the slow comparison speed of the comparator, the fast decaying results lowered threshold. When RPD<2:0>=LHL, both 100 µV and 50 µV spikes are detected. When RPD<2:0>=LHH, some of 50 µV spikes are not detected. When RPD<2:0>=HLL, only 100 µV spikes are detected.
III. MEASUREMENT RESULTS
The die photograph of the neural amplifier IC with the analog spike detector is shown in Fig. 10 . The IC is fabricated using the standard 0.18 µm CMOS process. The core circuit area of the neural amplifier IC is 360µm × 820 µm. The analog supply voltage is 0.6 V, and the digital supply voltage is 1.8 V. The Neural amplifier IC block includes two CCIAs, PGA and spike detector circuit. The spike counter accumulates the number of spike pulses using the reference clock. The clock and timing generator provides the reference clocks and timing signals. The internal data and control registers can be accessed via SPI. The internal digital circuits operate at 0.6 V supply voltage, and 1.8 V supply voltage is also used in level shifters and I/O interfaces. The current consumption of the single-stage CCIA is 84.3 nA. The overall current consumption including the two CCIAs, PGA, and analog spike detector is 448.8 nA. The overall power consumption is 269.8 nW.
The measured transfer functions of the neural amplifier IC are shown in Fig. 11 . The passband gain of the singlestage CCIA can be adjusted from 12 dB to 28 dB, as shown in Fig. 11(a) . The corner frequency of the high pass filter can be adjusted from sub-10 Hz to 49 Hz, as shown in Fig. 11(b) . The low-pass cut-off frequency is 4.8 kHz. The overall frequency response including the two-stage CCIA and PGA is shown in Fig. 11(c) , and the maximum passband gain is 68 dB. Fig. 12(a) shows the measured input-referred noise. The input-referred noise in the passband is measured to be 7.84 µVrms, which is integrated from 10 Hz to 4.8 kHz. The output distortion with 200 mVpp output swing is shown in Fig. 12(b) . The input frequency is 1 kHz. The second harmonic and third harmonic is 50 dB and 48.5 dB below from fundamental tone. The total harmonic distortion is calculated to be 0.5 %. Fig. 13(a) shows the spike detection results with the monophasic input spike amplitude of 50 µV and intervals of 100 Hz. The waveform in the first row of Fig. 13(a) is the input spike generated by the function generator. The two waveforms in the second row show the output of the PGA and the low pass filtered output of the peak detector. The third row shows the detected spike output. The spike detection results with 50 µV amplitude, biphasic waveshape with 50 Hz, 100 Hz, and 200 Hz are shown in Fig. 12(b) , Fig. 13(c) and Fig. 13(d) , respectively. The monophasic and biphasic input spikes with amplitude of 50 µV and firing rate from 50 to 200 Hz are properly detected.
The spike counter output is shown in Fig. 14 . In this measurement, the counting period of 1.23 second (=0.813 Hz) is used. Data number in lateral axis is updated at 0.813 Hz. The spike count in vertical axis is the counted number of spike pulses during the counting period of 1.23 second. The output of the spike counter circuit is 123, and this means that the 100 Hz input spikes are properly counted. Table 1 summarizes the performance comparisons with previous studies [23] , [27] - [29] , [30] - [33] . The power consumptions of the first-stage CCIA, second CCIA, PGA, and peak detector are 50.6 nW, 50.6 nW, 48.1 nW, and 120.5 nW, respectively. The current and power consumption of the overall spike detection channel including two CCIAs, PGA and the peak detector are 448.8 nA at 0.6 V and 269.8 nW, respectively.
The single stage CCIA shows an ultralow power consumption of 50.6 nW and excellent NEF of 1.79. With the two stage CCIA, the power consumption and NEF are 101.2 nW and 2.53, respectively. The low NEF and low power consumption are a result of the combination of the current-reuse architecture, self-bias, and subthreshold operation. The supply voltage, VDD, is also an important parameter. The power efficiency factor (PEF) is used to evaluate the power efficiency of biomedical amplifiers. The PEF is defined as [37] .
The PEF of the neural amplifier IC is calculated to be 2.16 for single CCIA and 4.49 for two-stage CCIA. The main contribution of this design is focused on the integration and implementation of the ultralow power neural spike detection IC. In this design, the input referred noise is 10.68 µVrms (integrated from 1 to 10 kHz), which is higher than previous researches, and the bandwidth is 4.46 kHz, which is also slightly lower than previous researches. Our design target is low-end neural prosthetic system, and the only spike pulse information is required, thus the requirements for noise and bandwidth can be relaxed. Our main design focus is to reduce the overall power consumption, and to extend the battery operation time. Although the input referred noise and bandwidth are sacrificed, the power consumption is reduced to 0.27 µW including two CCIAs, PGA, and peak detector.
IV. CONCLUSIONS
This paper presents an ultralow power energy-efficient neural amplifier circuit with on-chip analog spike detection. The proposed circuit achieves ultralow power and excellent noise and power efficiency owing to the current-reused topology, self-biased architecture, and subthreshold operation. The circuit is fabricated using the standard 0.18 µm CMOS process. The supply voltage and overall power consumption are 0.6 V and 269.8 nW, respectively. The passband of the circuit is from 6.7 Hz to 4.46 kHz. The measured Input-referred noise is 10.68 µVrms. For single stage CCIA, the NEF and PEF of the circuit are 1.79 and 1.93, and for two stage CCIA, the NEF and PEF are 2.53 and 3.85 for two-stage CCIA, respectively. Input spikes with an amplitude of 50 µV are properly detected. Considering the measured input-referred noise of 10.68 µVrms and the minimum target signal-tonoise ratio of 10-20, the neural amplifier can be utilized for neural recording applications such as cortical recording in the closed-loop deep brain stimulation where the amplitude of the spike is about from 100 to 200 µV. Considering the applications with smaller spike amplitudes such as the recording on the peripheral nerves, the lower input referred noise level is often required. In the point of the spike extraction, the neural amplifier can be also utilized in these applications because only the spike information in digital pulse train form is required, and the noise requirement can be relaxed. 
